

TITLE OF THE INVENTION**Video Processor with a Gamma Correction Memory of Reduced Size**BACKGROUND OF THE INVENTIONField of the Invention

The present invention relates generally to video processors, and more specifically to a video processor for a display device whose gray levels are distributed on a non-linear curve. The present invention is particularly useful for small screen applications such as mobile terminals.

Description of the Related Art

Japanese Patent Publication 1997-50262 discloses a video processor using a dithering technique. According to the prior art video processor, the grayscale of an input video signal is gamma-corrected by a gamma correction memory (known as a look-up table) according to the gamma (grayscale) characteristic of a video display. The gamma-corrected video signal is input to a dithering circuit which compresses the number of bits representing the video signal so that it matches the number of bits used in the video display. If the input video signal is represented by ten bits, the gamma correction table must be implemented with 1,024 address locations or memory cells, each storing a 10-bit input grayscale code and a corresponding 10-bit output grayscale code. If color generation is required, a set of three color-component video sub-processors are required. Hence, a significant number of memory cells and power consumption are required for gamma correction.

SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide a video processor which requires less memory and less power for gamma correction while retaining the gray levels of the input video signal.

According to the present invention, there is provided a video processor which comprises a bit rate converter for converting an M-bit input video signal to an N-bit output video signal by retaining gray levels of the M-bit input video signal (where, N is smaller than M), and a gamma correction

1 memory in which a plurality of N-bit input gray levels are mapped to a
2 plurality of output gray levels. The output gray levels are distributed on a
3 non-linear curve complementary to a non-linear curve on which gray levels
4 of a display device are distributed. The memory delivers one of the output
5 gray levels when the N-bit output video signal of the bit rate converter
6 corresponds to one of the N-bit input gray levels.

7 Preferably, the bit rate converter truncates lower significant bits of the
8 M-bit video signal, represents the lower significant bits by a different number
9 of binary-1's, and distributes the binary-1's over a varying number of
10 subsequent frames depending on the truncated lower significant bits.
11 Alternatively, the bit rate converter truncates lower significant bits of the M-
12 bit video signal, leaving N bits, and causes the N bits to dither according to
13 the truncated lower significant bits.

14 BRIEF DESCRIPTION OF THE DRAWINGS

15 The present invention will be described in detail further with reference
16 to the following drawings, in which:

17 Fig. 1 is a block diagram of a color video processor according to the
18 present invention;

19 Fig. 2 is a block diagram of one embodiment of a bit rate converter of
20 Fig. 1;

21 Fig. 3 is a block diagram of another embodiment of the bit rate
22 converter; and

23 Fig. 4 is a block diagram of a modified form of the color video
24 processor of the present invention.

25 DETAILED DESCRIPTION

26 Referring now to Fig. 1, there is shown a color video processor
27 according to one embodiment of the present invention. The color video
28 processor comprises a set of red-component sub-processor 1R, a green-
29 component sub-processor 1G and a blue-component sub-processor 1B. Since
30 all the sub-processors are of identical construction, details of the red-

1 component sub-processor only are illustrated. In this embodiment, the input
2 video signal is represented by a number of bits greater than the number of
3 bits representing the video input of a color liquid crystal display 2.

4 Each sub-processor includes a bit rate converter 11 for converting a 10-
5 bit input sub-pixel data to an 8-bit output sub-pixel data. One embodiment
6 of the bit rate conversion is implemented by using the basic principle of
7 frame rate control. As described in detail later, this is achieved by truncating
8 the lower two bits from the 10-bit input data, representing "11", "10", "01"
9 and "00" of the lower two bits of the 10-bit input data by three binary-1's, two
10 binary-1's, a binary-1 and a binary-0, respectively, and spreading these values
11 over four successive frames. Each of the spread binary values is summed
12 with the least significant bit of the truncated 8-bit data of the target frame.
13 The 8-bit video output signal substantially retains the same scale of gray
14 shades as the original gray scale of the 10-bit input video signal.

15 The output of the bit rate converter 11 is supplied to a gamma
16 correction table 12 which provides gamma (γ) correction. In the gamma
17 correction table, a plurality of 8-bit input codes are mapped to a plurality of
18 corresponding 8-bit output codes. Normally, the gray levels in a liquid
19 crystal display are distributed on a non-linear curve. In the grayscale
20 conversion table 12, the linear input codes are converted to output codes
21 representing gray levels which are distributed on a non-linear curve
22 complementary to the non-linear curve of the liquid crystal display 2. After
23 nonlinearity compensation by the gamma correction tables 12 of all sub-
24 processors, 8-bit sub-pixel red-, green- and blue-component video output
25 signals are combined in the color liquid crystal display 2 to form 8-bit color
26 pixel data and displayed.

27 Since the input of correction table 12 is eight bits, the gamma
28 correction table 12 can be implemented with 256 address locations (memory
29 cells), instead of 1024 address locations which would otherwise be required if
30 the input of the gamma correction table 12 is ten bits. In each color-

1 component sub-processor, the memory size is reduced to 1/4 of the prior art.
2 This represents a significant reduction when the color video processor is
3 taken as a whole.

4 As shown in Fig. 2, the bit rate converter 11 of each color-component
5 sub-processor comprises a 10-bit input register 20 for receiving 10 bits of each
6 sub-pixel data of a color-component video signal in parallel. Eight bits of the
7 input sub-pixel data are summed with "00000001" in an 8-bit adder 28. The
8 8-bit output of adder 28 is supplied to a multiplexer 21 to which the 10-bit
9 input data of input register 20 is also supplied. Multiplexer 21 selects the 8-
10 bit sum of adder 28 plus the original lower two bits from register 20 in
11 response to a first control signal from a controller 31. In the absence of the
12 first control signal, the multiplexer 21 selects the original 10-bit data from
13 register 20. The 10-bit data selected by the multiplexer 21 is stored in a frame
14 memory 22. At the end of a frame period, the frame memory 22 produces a
15 10-bit data.

16 In a similar manner, eight bits of the 10-bit data of frame memory 22
17 are summed with "00000001" in an 8-bit adder 29, which supplies its output
18 to a multiplexer 23 to which the 10-bit data of frame memory 22 is also
19 supplied. Multiplexer 23 selects the 8-bit sum of adder 29 plus the original
20 lower two bits from frame memory 22 in response to a second control signal
21 from the controller 31. In the absence of the second control signal, the
22 multiplexer 23 selects the 10-bit data from frame memory 22. The 10-bit data
23 selected by the multiplexer 23 is stored in a frame memory 24.

24 Finally, the eight bits of the 10-bit data of frame memory 24 are
25 summed with "00000001" in an 8-bit adder 30, which supplies its output to a
26 multiplexer 25 to which the 10-bit data of frame memory 24 is also supplied.
27 Multiplexer 25 selects the 8-bit sum of adder 30 plus the original lower two
28 bits from frame memory 24 in response to a third control signal from the
29 controller 31. In the absence of the third control signal, the multiplexer 25
30 selects the 10-bit data from frame memory 24. The 10-bit data selected by the

1 multiplexer 25 is stored in a frame memory 26.
2 A 10-bit output register 27 is loaded with the 10-bit sub-pixel data
3 from the frame memory 26 and delivers its higher 8 bits to the gamma
4 correction table 12 and its lower 2 bits to the controller 31. Controller 31
5 produces the first, second and third control signals at the same time when the
6 lower two bits of register 27 are "11". When the lower two bits are "10", the
7 controller 31 simultaneously produces the second and third control signals.
8 When the lower two bits are "01", the controller 31 produces the third signal
9 only.

10 Therefore, when a 10-bit sub-pixel data of a first frame is stored in the
11 frame memory 26, second and third frames will be subsequently stored in the
12 frame memories 24 and 22, respectively, and 10-bit sub-pixel data of a fourth
13 frame will be stored in the input register 20.

14 Assume that a first frame is stored in the frame memory 26. If the
15 lower two bits of the 10-bit data in the output register 27 are "01", a binary-1
16 is summed with only one subsequent frame (i.e., the second frame). If the
17 lower two bits of the output register are "10", binary-1's are summed with
18 two consecutive frames (i.e., second and third frames). If the lower two bits
19 of the output register are "11", binary-1's are summed with three consecutive
20 frames (i.e., second, third and fourth frames). If the lower two bits of the first
21 frame are "00", no addition is provided in the bit rate converter.

22 Therefore, the lower two bits of the original 10-bit data are represented
23 by a corresponding number of binary-1's and each of the representing binary-
24 1's is distributed to one of subsequent frames.

25 By distributing the binary-1's representing the lower two bits over four
26 consecutive frame periods in a manner just described, gray levels of 0.0, 0.25,
27 0.5 and 0.75 are generated when the lower bits are "00", "01", "10" and "11",
28 respectively. Viewer's eyes will average out the luminance (or darkness) of a
29 pixel so that the individual pixel will show as gray.

30 The bit-rate conversion without reducing the gray levels can also be

1 implemented by dithering. As shown in Fig. 3, the bit rate converter 11 of
2 dithering type includes an input register 40 for receiving a 10-bit sub-pixel
3 data. An 8-bit adder 41 provides addition of the higher eight significant bits
4 of the register 40 with "00000001" and supplies the sum to a multiplexer 42 to
5 which the higher eight bits of the register 40 are also applied. The lower two
6 bits of the input register are applied to a comparator 44 for comparison with a
7 dither mask threshold. The output of the comparator 44 is used by the
8 multiplexer as a control signal for selecting its input data. If the lower two
9 bits are greater than the threshold, the multiplexer 42 selects the outputs of
10 adder 41. Otherwise, the multiplexer selects the 8-bit output of register 40.
11 The 8-bit sub-pixel data selected by the multiplexer 42 is transferred to an
12 output register 43 for application to the gamma correction table 12.

13 The addition of a binary-1 by the adder 41 produces a dot pattern
14 which appears substantially at random in response to the lower two bits of
15 the 10-bit video input signal. Grayscale effect can then be detected by
16 viewer's eyes.

17 Fig. 4 is a block diagram of a modification of the present invention,
18 which differs from the embodiment of Fig. 1 in that the input color video
19 signal is represented by the same number of bits as the video input of the
20 color liquid crystal display 2. Specifically, the bit rate converter 1A receives
21 8-bit color-component sub-pixel data and converts it to 6-bit output data in a
22 manner as described above. The 6-bit data is supplied to the gamma
23 correction table 12A in which a plurality of 6-bit codes are mapped to a
24 plurality of interpolated 8-bit codes. Similar to the previous embodiment, the
25 gamma correction table 12A can be implemented with a reduced number of
26 memory addresses.